Visure Solutions

Start Free Trial

Multicore Timing Analysis for DO-178C

Multicore Timing Analysis for DO-178C

Table of Contents


With the increasing complexity and performance requirements of modern avionics systems, the use of multicore processors has become commonplace in the aerospace industry. Multicore processors offer the potential for higher processing power, improved resource utilization, and increased system efficiency. However, the integration of multicore processors into safety-critical systems, such as those developed under the DO-178C standard, poses significant challenges for timing analysis. This article explores the intricacies of multicore timing analysis for DO-178C and discusses techniques and considerations for ensuring the safety and reliability of multicore-based avionics systems.

Understanding Multicore Timing Analysis

The Need for Multicore Processors in Avionics Systems

Avionics systems, especially those found in modern aircraft, demand increasingly sophisticated functionalities to meet the growing demands of safety, performance, and efficiency. Multicore processors offer a viable solution to address these requirements by providing higher computational power, improved parallelism, and better resource allocation. They enable the execution of multiple software tasks simultaneously, allowing avionics systems to perform numerous critical functions in parallel.

Challenges in Multicore Timing Analysis for DO-178C

While multicore processors bring numerous advantages, they also introduce complexities in terms of timing analysis, particularly in safety-critical systems governed by the DO-178C standard. Key challenges in multicore timing analysis include:

Interference and Shared Resources

Multicore processors typically share various hardware resources, such as memory, buses, and peripherals. The contention of these shared resources can lead to interference and potential delays in task execution, affecting the timing behavior of critical software functions.

Determinism and Preemption

The introduction of multiple cores introduces the possibility of task preemption and non-deterministic behavior, making it challenging to predict and analyze worst-case execution times (WCETs) accurately. The timing analysis must consider the potential effects of preemption and the scheduling policies employed by the operating system.

Task Assignment and Partitioning

Determining an optimal assignment and partitioning of software tasks to different cores is crucial to achieving efficient and predictable timing behavior. Improper task assignment can lead to resource contentions and suboptimal utilization, compromising the system’s timing guarantees.

Multicore Timing Analysis Techniques

To overcome the challenges posed by multicore processors, various techniques and methodologies have been developed for timing analysis in DO-178C-compliant systems:

Worst-Case Execution Time (WCET) Analysis

WCET analysis is a fundamental technique used to determine the maximum time required for a task or function to complete its execution. For multicore systems, WCET analysis needs to consider both intra-core and inter-core interference, considering shared resources and potential preemption.

Partitioning and Scheduling Analysis

Partitioning and scheduling analysis involves determining an optimal assignment of software tasks to different cores and establishing a suitable scheduling policy. Techniques such as static and dynamic partitioning, as well as various scheduling algorithms (e.g., fixed priority, earliest deadline first), can be employed to allocate tasks to cores and ensure timing requirements are met.

Interference Analysis

Interference analysis aims to quantify and predict the interference between tasks running on different cores. This analysis considers shared resources, cache effects, and inter-core communication mechanisms. It helps identify potential bottlenecks and contention points, allowing for appropriate mitigation strategies.

Verification and Validation

Validation and verification techniques, including simulation, model checking, and formal methods, play a crucial role in assessing the timing behavior of multicore systems. These techniques help identify potential timing violations, validate the correctness of timing analysis, and ensure compliance with DO-178C objectives.

Considerations for Certification

Certifying multicore-based avionics systems under DO-178C requires adherence to specific guidelines and considerations:

Objectives and Criteria

Understanding and following the objectives and criteria defined in DO-178C for multicore systems is paramount. Compliance with guidelines related to interference analysis, task assignment, and partitioning is crucial for successful certification.

Evidence Collection

Collecting evidence of timing analysis is essential for certification. Documentation should include detailed timing analysis reports, WCET analysis results, partitioning and scheduling evidence, and any other artifacts necessary to demonstrate compliance.

Tool Qualification

The qualification of timing analysis tools used for multicore systems is critical. The tools employed for WCET analysis, interference analysis, and scheduling should undergo rigorous verification and validation to ensure their suitability for safety-critical applications.

Safety Assessment

Performing a comprehensive safety assessment, including fault tree analysis and failure mode and effects analysis, is essential to identify potential hazards and assess the impact of multicore timing on system safety. The safety assessment should consider both normal and abnormal operating conditions.


Multicore processors offer immense potential for improving the performance and efficiency of avionics systems. However, integrating multicore processors into safety-critical systems requires careful consideration of timing analysis to ensure compliance with DO-178C objectives. By leveraging techniques such as WCET analysis, partitioning and scheduling analysis, interference analysis, and appropriate validation and verification methodologies, developers can address the challenges of multicore timing analysis and achieve the necessary safety and reliability for certification.

Don’t forget to share this post!


The High Cost of Poor Requirements Management

June 06th, 2024

11 am EST | 5 pm CET | 8 am PST

Louis Arduin

Louis Arduin

Main Speaker

Impact & Solutions for Inefficient Requirements Management

Explore the significant impact that inefficient requirements management practices can have on project costs and timelines.